## 17.9 A High-Conversion-Ratio and 97.4% Peak-Efficiency 3-Switch Boost Converter with Duty-Dependent Charge Topology for 1.2A High Driving Current and 20% Reduction of Inductor DC Current in MiniLED Applications

Yen-An Lin<sup>1</sup>, Si-Yi Li<sup>1</sup>, Zheng-Lun Huang<sup>1</sup>, Chong-Sin Huang<sup>1</sup>, Chin-Hsiang Liang<sup>1</sup>, Kai-Syun Chang<sup>1</sup>, Kai-Cheng Chung<sup>1</sup>, Ke-Horng Chen<sup>1</sup>, Ying-Hsi Lin<sup>2</sup>, Shian-Ru Lin<sup>2</sup>, Tsung-Yen Tsai<sup>2</sup>

<sup>6</sup> 'National Chiao Tung University, Hsinchu, Taiwan, <sup>6</sup> Realtek Semiconductor, Hsinchu, Taiwan

Today's miniLED displays can be divided into multiple arrays. Each miniLED array with 900 pixels can have 60 channels where each channel has 15 LEDs connected in series. To drive multi-channel miniLEDs in parallel from a low input voltage  $V_{IN}$  (= 6V), a boost converter with high output voltage (up to 30V) and high output current (up to 1.2A for 2000 nits) is required where the conversion ratio ( $CR=V_{OUT}/V_{IN}$ ) is 5. Since the inductor  $\mathcal{C}$  current I<sub>1</sub> = I<sub>100D</sub> / (1-D) of the conventional 2-switch (2S) boost converter is high, where I<sub>LOAD</sub> is the load current and D is the duty cycle, 2S boost converters have low efficiency and high output voltage ripple. Although the boost converter assisted by a series flying  $\odot$  capacitor C<sub>F</sub> can reduce the inductor current level to improve efficiency [1-5], C<sub>F</sub> lacks energy under high CR and high loading conditions. At the top of Fig. 17.9.1, both  $\overset{\frown}{\mathrm{Q}}$  techniques in [1] and [2] charge the C<sub>F</sub> during  $\varphi$ 2. In case of high CR, the duration of  $\varphi$ 2 becomes small to seriously affect the charging time. Hence, due to insufficient charge  $\mathbb{H}$  stored in C<sub>F</sub>, the driving capability will decrease. At no load (left of Fig. 17.9.2), [1] fails to regulate and D is 0.87 in [2] to have CR=5. Interestingly, both [1] and [2] fail to have CR=5 at load current=1.2A. Although additional dual channel-interleaved three-level buck-boost (DTLBB) structure in [1] can alternatively charge two flying capacitors, the Shardware overhead is double and the quiescent current becomes high.

Therefore, to reduce the number of switches as compared to the state-of-the-art designs,  $\beta = 1$ a 3-switch (3S) boost converter in this paper is proposed to charge the  $C_{\rm F}$  during  $\varphi 1$  to fit high CR conditions in the bottom of Fig. 17.9.1. At high CR, the extension of  $\varphi$ 1 can ensure sufficient charge stored in C<sub>F</sub> to increase driving capability at heavy loads. Meanwhile, due to the series connection of the inductor and the  $C_F$  during  $\varphi 2$ , the  $\widetilde{lpha}$  inductor current can be lowered by the reduced voltage across the inductor. The maximum voltage stress across the switch is  $V_{0UT}$ -V<sub>IN</sub> (=24V) compared to  $2V_{0UT}$ -V<sub>IN</sub>  $\mathcal{E}$  (=54V) in [2] and V<sub>OUT</sub> (=30V) in [4]. In [2], since the series connection contains the inductor,  $C_{F}$ , and  $C_{OUT}$ , the insufficient energy stored in  $C_{F}$  under heavy load becomes  $\mathcal{Q}$  more serious. On the contrary, during  $\varphi$ 1, the proposed 3S boost converter uses V<sub>IN</sub> to  $\ddot{\mathbb{X}}$  charge the inductor and C<sub>F</sub> simultaneously to ensure high driving capability. Thus, the CR of the proposed 3S boost converter can be much higher than that of [2]. On the left giside of Fig. 17.9.2, D (duration of  $\varphi$ 1) is only 0.73 at CR=5 and no load while the duty increases to 0.81 at load current = 1.2 A. Furthermore, the discontinuous conduction increases to 0.81 at load current = 1.2 A. Furthermore, the discontinuous conduction 🖞 mode (DCM) can be easily realized in 3S boost converter after adding an additional DCM  $\breve{o}$  phase  $\phi_{ extsf{ncm}}.$  The DCM operation in [4] will induce a reverse resonance between the  $\frac{2}{3}$  inductor and the capacitor. The  $\varphi_{DCM}$  in the proposed 3S boost converter can significantly  $ec{ extsf{B}}$  increase the light load efficiency since the off-time period is inversely proportional to  $\overline{\mathcal{Q}}$  loading current. More importantly, since only three power switches are used, both a switching and conduction losses can be reduced as compared to [1-5].

<sup>1</sup>With the same positive slope  $(=V_{IN}/L)$  of  $I_L$ , the insertion of  $C_F$  can lower the negative slope of  $I_L$  to  $(2V_{IN}-V_{OUT})/L'$  compared to large negative slope of  $(V_{IN}-V_{OUT})/L'$  in the 2S boost converter in the bottom right of Fig. 17.9.2. In the continuous current mode (CCM), the proposed 3S boost converter can have a lower inductor AC current ripple  $I_{L,AC}$  which is 25% smaller than that of 2S boost converter at CR=5 since  $I_{L,AC(3S)} = [(2D_{(2S)}-1)/D^2_{(2S)}] \times I_{L,AC(2S)}$ . The 3S boost converter can charge inductor DC current  $I_{L,DC}$  by 680mA/cycle (under maximum duty), while the 2S boost converter can only charge  $I_{L,DC}$  by 270mA/cycle, thus, fast transient response can be readily guaranteed. Besides, the 3S boost converter has a high CR = (2-D)/(1-D), so only D = 75% is needed to boost  $V_{OUT}$  to  $5V_{IN}$ . In contrast, the 2S boost converter requires D = 80%, and [2] requires D = 88%.

Unfortunately, [1] and [3] cannot reach  $5V_{IN}$ . Under the same load conditions, a lower  $\varphi 1$  indicates a lower  $I_{L_{DC}}$ . When CR = 5, the  $I_{L_{DC}}$  of the 3S boost converter is 20% smaller than that of the 2S boost converter.

The control loop adopts the hysteresis current mode in Fig. 17.9.3. The hysteresis window 'V<sub>HYS</sub>' will be optimized by the frequency-controlled right-half-plane (RHP) zero and reduced droop (FRZ-RD) circuit in Fig. 17.9.4. The inductor AC current  $I_{AC_SIG}$  generated by the RC network can greatly improve the load regulation since the error caused by inductor DC level can be eliminated by turning on 'S<sub>RESET</sub>' at the beginning of

each cycle [6]. To improve light-load efficiency, a high-precision zero-current-detection (ZCD) circuit is proposed to solve the inaccuracy problem in conventional ZCD circuits. Conventional ZCD circuits in [1-2] will generate larger negative inductor current and power loss due to the lower value of 'I<sub>L</sub> × R<sub>oN</sub>' since R<sub>oN</sub> of the power MOSFET (upper right in Fig. 17.9.3) is small. Due to inherent delay in the comparator, the increasing power loss will significantly reduce the efficiency. Thus, the proposed ZCD uses the C<sub>F</sub> to detect the inductor zero current in advance. The bottom left of Fig. 17.9.3 shows the operation of C<sub>F</sub> voltage based ZCD pre-detector. In  $\varphi$ 2, as the voltage across C<sub>OUT</sub> increases, I<sub>couT</sub> will become lower. When I<sub>couT</sub> is equal to zero before  $\varphi$ 1, it means that C<sub>OUT</sub> reaches saturation earlier, and the reverse inductor current will appear later. At the time that dV<sub>CouT</sub>/dt = 0 and dV<sub>CF</sub>/dt = dV<sub>Y</sub>/dt, I<sub>couT</sub> becomes negative and flows into C<sub>F</sub> to cause the decrease of V<sub>X</sub>. The generated ZCD<sub>PRE</sub> generated by the ZCD least significant bit (LSB) tuner will trigger the ZCD signal to turn off 'S3'.

The frequency-dependent RHP zero of 3S boost converter is higher than that of 2S boost converter (top of Fig. 17.9.4). Thus, changing  $f_{SW}$  during transients can reduce the voltage drop when  $f_{SW} = 0.4$ MHz (RHP zero at point b =1.93MHz). Recovery time can be reduced when  $f_{SW} = 2.3$ MHz (RHP zero at point c = 0.49MHz) [7]. The proposed FRZ-RD circuit can change the hysteresis window "V<sub>HYS</sub>" corresponding to the load (bottom of Fig. 17.9.4). The detection of error amplifier output V<sub>EA\_LB</sub> can decide whether the transient occurs. In case of light-to-heavy load change, the transient signal V<sub>TRAN</sub> becomes high and the V<sub>HYS</sub> is expanded to decrease  $f_{SW}$  to work in the droop reduce (DR) mode in Block1. The delayed signal V<sub>EA\_DEAY</sub> compares with V<sub>EA\_LB</sub> to detect whether  $V_{OUT}$  starts to rebound in Block2. When V<sub>HYS</sub> is greatly reduced to enter the short recovery (SR) mode, lower V<sub>HYS</sub> can increase  $f_{SW}$  by moving RHP zero to a lower frequency to achieve fast transients. Finally, the system will return to the steady-state (SS) mode and V<sub>EA\_LB</sub> becomes lower than V<sub>REF2</sub>. The duration of the restoration signal V<sub>RESTORE</sub> will make V<sub>HYS</sub> smoother because the nonlinear effect needs more time to stabilize it.

The test chip is fabricated in a 0.25 $\mu$ m process. The input voltage ranges from 4 to 12V, and the output voltage is regulated to 30V. As shown in Fig. 17.9.5, the proposed 3S boost converter can operate in CCM or DCM to suit the load requirements. The difference between ZCD<sub>PRE</sub> and ZCD is 58ns (bottom right in Fig. 17.9.5) and can respond to the ZCD detection. The transient response (bottom left of Fig. 17.9.5) shows that the recovery time is 42 $\mu$ s when the load changes from 120mA to 1.2A. Using FRZ-RD technique, the proposed 3S boost converter only needs 8 switching cycles to stabilize I<sub>1</sub> but 2S boost converter needs 39 cycles.

The table in Fig. 17.9.6 summarizes the performance of the proposed 3S boost converter and compares it with the state-of-the-art designs. As shown in the table, the proposed design can have the peak efficiency of 97.4%, 95.2%, 91.7% for CR = 2.5, 5, and 7.5, respectively. The chip micrograph is shown in Fig. 17.9.7.

## References:

[1] J. Baek et al., "A Voltage-Tolerant Three-Level Buck-Boost DC-DC Converter with Continuous Transfer Current and Flying Capacitor Soft Charger Achieving 96.8% Power Efficiency and 0.87µs/V DVS Rate," *ISSCC*, pp. 202-203, Feb. 2020.

[2] S.-U. Shin et al., "A 95.2% Efficiency Dual-Path DC-DC Step-Up Converter with Continuous Output Current Delivery and Low Voltage Ripple," *ISSCC*, pp. 430-431, Feb. 2018.

[3] Y.-A. Lin et al., "A Right-Half-Plane Zero-Free Buck-Boost DC-DC Converter with 97.46% High Efficiency and Low Output Voltage Ripple," *IEEE Symp. VLSI Circuits*, pp. 174-175, June 2019.

[4] M. Huang et al., "A 2-Phase Soft-Charging Hybrid Boost Converter with Doubled-Switching Pulse Width and Shared Bootstrap Capacitor Achieving 93.5% Efficiency at a Conversion Ratio of 4.5," *ISSCC*, pp. 198-199, Feb. 2020.

[5] M.-W. Ko et al., "A 97% High-Efficiency 6µs Fast-Recovery-Time Buck- Based Step-Up/Down Converter with Embedded 1/2 and 3/2 Charge-Pumps for Li-Ion Battery Management," *ISSCC*, pp. 428-429, Feb. 2018.

[6] K. Wei et al., "A 10-MHz 14.3W/mm2 DAB Hysteretic Control Power Converter Achieving 2.5W/247ns Full Load Power Flipping and above 80% Efficiency in 99.9% Power Range for 5G IoTs," *IEEE Symp. VLSI Circuits*, pp. 172-173, June 2019.

[7] J.-C. Tsai et al., "Modified Hysteretic Current Control (MHCC) for Improving Transient Response of Boost Converter," *IEEE TCAS-I*, vol. 58, no. 8, pp. 1967-1979, Aug. 2011.



Figure 17.9.1:  $C_F$  charged in  $\varphi$ 2 in prior arts limits the driving capability in high CR (top); 3S boost converter charges the  $C_F$  in  $\varphi$ 1 fitting the demand of high CR, high driving capability (bottom) and low voltage stress on switches.









Figure 17.9.2: Proposed 3S boost converter has widest CR either under no load or heavy load. The  $C_F$  with sufficient energy can bring low inductor ripple, fast transient response, and low inductor dc current.



Figure 17.9.4: FRZ-RD circuit can automatically optimize the voltage droop and transient response by adjusting to change the width of the hysteresis window  $V_{HYS}$  to change the position of RHP zero.

Load range & CR performance comparison			Efficiency (%)	Measured power efficiency		
	Proposed 3S	Boost	100	97.4%	V	N = 12V, CR = 2.5
.8 [3]			90-	95.2%		Ver = 6V, CR = 1
Low CR +	Narrow Load Range [4]		80-2	91.7%	V <sub>IN</sub> = 4V, CR = 7	
1 3	5 7	9	R 70	0.4	0.8	1.2 ILDAD
	[1] ISSCC'20	[2] ISSCC'18	[3] VLSF19	[4] ISSCC'20	[5] ISSCC'18	This Work
Process	90nm	0.18µm BCD	0.25µm	0.35µm BCD	0.18µm BCD	0.25µm BCD
Operating mode	buck/boost	boost	buck/boost	boost	buck/boost	3S-boost
Control scheme	#Current mode	Current mode	Time-based Current mode	Voltage mode	Hysteresis Control	Adaptive Hysteresis Control
Input voltage(V)	2.5-5	2-4.2	2.9-6.3	2-4.4	2.7-4.2	6
Output voltage(V)	0.4-9	3-5	4.6	9-20	3.4	30
Inductor & Output Capacitor (C <sub>F</sub> )	2.2µH & 4.7µF(10µF*)	4.7µH & 10µF(10µF*)	4.7μH & 10μF(470nF*)	2x3.3µH & 10µF(2x470nF*)	2.2µH & 10µF(2*20µF*)	4.7µH & 4.7µF(2.2uF*)
Load current(mA)	0-1000	10-800	50-600	10-250	30-1000	1-1200
Conversion Ratio @ Boost	1+D	<u>2-D</u> 2-2D	1+D	- <u>2</u> 1-D	<u>3-D</u> 2	- <u>2-D</u> 1-D
Switching frequency(MHz)	0.8-3	1	1.45	2	1	0.4-2.3
Number of switch	5	5	4	6	7	3
DCM (ZCD)	YES (By Mos)	YES (By Mos)	NO	NO	NO	YES (By Cap
Charging Phase Of Capacitor	φ2	φ2 (By Inductor)	φ2	interleave	φ2	φ1 (By V <sub>IN</sub> )
C <sub>F</sub> Charging Duration When Duty Increase	Decrease	Decrease	Decrease	Decrease	Decrease	Increase
Maximum Voltage Stress	VIN	2Vout-Vin	2V <sub>IN</sub>	Vout	ViN	Vout-Vin
Max Efficiency @ Boost	96.8%	95.2%	92.75%	93.5%	97.0%	97.4%
Transient Response FOM	NA	11.06	16.63	NA	32.18	38.96

Figure 17.9.6: Comparison with the state-of-the-art designs including  $I_{LOAD}$  vs. CR, measured efficiency vs.  $I_{LOAD}$ , and comparison table.



2021 IEEE International Solid-State Circuits Conference 978-1-7281-9549-0/21/\$31.00 ©2021 IEEE Authorized licensed use limited to: CAMBRIDGE UNIV. Downloaded on April 15,2021 at 08:10:35 UTC from IEEE Xplore. Restrictions apply.